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Abstract 
The hgh voltage DMOST based on BICMOS technology[l] are becoming more attractive because of its easy 
integration with bipolar and CMOS devices. Its process is required to be as compatible as possible with the 
BICMOS technology. This paper presents a complementary RESURF[2] p-LDMOS in whch the ni buried layer 
is used for the first time, as an effective substrate and the field implant is introduced to modify the drift charges. 
The implant conditions in t h ~ s  case, particularly the placements, will be studied. 
The starting material is a p-tqpe wafer above which is p-epitaxy. The n+ buried layer, necessary for bipolar 
devices and latch-up immunity, is meantime the effective substrate of the DMOS. Because of the buried layer 
diffusion, the drift depth td becomes much smaller. Q can not be chosen arbitrary due to the requirement of the 
reduction of the collector series resistance and that of the immunity of the latch-up. Obviously, the device 
breakdown voltage V, cannot exceed that of the composite planar junction under the drain, V,,. V,, can be 
derived by considering it as a punched-through diode breakdown. To accurrately calculate V,,, the doping profile 
of the buried layer must be considered and is assumed exponential: N,=N,(O)exp(ax), where a is the impurity 
gradient. T h s  assumption is quite effective within a range of x. Calculating results shows that V,, increases with 
the increase of Q or the decrease of a. It implies and will further be verified by the experimental results that the 
model is more accurate than the one assuming an abrupt buried layerilrift region junction. 
To use the RESURF principle, the charges in the lightly doped drift region must be modifiedp]. The addtional 
implant dose needed can be derived. It shows that for a from 1 to 2 (lpm), the typical values investigated the 
deviation of the implant dose is negligible. Clearly, it will introduce no more process step if such an implant cm be- 
realized simultaneously with the boron field implant, a chan-stop process. However, the field implant only covers 
field oxide region, part of the drift region. To study its impact. Several implant placements under the field oxide 
are investigated. The final field implant dose should be carefully chosen to satisfy both the field voltage and the 
dnft charge. The dopant impurity redistribution should be considered. The energy is chosen to form a very abrupt 
profile at the surface. From these consideration, the implant is chosen 4?t1013 cm-2, 50 kev. 
M e r  processing, we investigate V, the Ron with different implant placements (Lb4, LB) and field oxide len,ghs L,. 
We find that despite the ion implant covers part of the drift regioq the device performance can still be greatly 
improved. Results show that a long enough implant, compatible with LF, under the field oxide can results in the 
maximum (VB=VBP) This is verified by the simulation results, which shows that the peak of the surface electric 
field is si&cantly reduced. Results also show that a full length (L,) implantation under the field oxide can result 
in the minimum %,for a dyed LF. This method is very simple and valuable for integration applications. 
Reference: 
[ 11 J. Witters, "A Modular BICMOS Technology including 85V DMOS Devices for AnalogueDigital ASIC Application", in 
[2] J.A. Appels and H.M.J. Vaes, "High Voltage Thin Layer Devices (RESURF devices)" in E D M  Tech. Dig., pp.238-241, 1979 
[3] E.J. Wildi, P.V. Gray, T.P. Chow and H.R. Chang, "Modeling and Process Implementation ofhplanted RESURF Devices", 
ESSDERC'92, Leuven, Belgium, 1992, pp.555-558. 
IEDM Tech. Dig., pp.268-271, 1982. 
1 
0 * X  
source gate 4 drain 
c 
RarZ(Qcm) 
n+- buried layer -U 1 
16.4 22.5 32.3 27.7 43.0 17.0 18.3 
i -l p - substrate 7 
Fig. 1 Cross section of the implanted p-LDMOST structure. 
1 to (pm) 1 3.2 I 4.2 I 3.3 1 ;;9 1 
n(l/pm) 1.81 1.81 1.01 1.01 
parameters 
VBp (w exp. 116 146 148 
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Table 1. Breakdown voltages of the PT diode with different t, and a 
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Table 2. Breakdown voltages and on-resistance 
of the p-LDMOS devices. 
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Fig.2 Maximum breakdown voltage V,, and 
implant dose as a function of td and a. 
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Fig.:. Electric field along the field oxide for different 
with diferent implan placements. (td"l.1 um, a=l.Ol, 
V,,=l59 V) implant placement in Table 2. (Vd=-ljO V: 
VFO). 
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